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As more broadband wireless standards are introduced and ratified, the complexity of wireless communication systems increases,
which necessitates extra care and vigilance in their design. In this paper, various aspects of popular voltage-controlled oscillators
(VCOs) as key components in RF transceivers are discussed. The importance of phase noise of these key blocks in the overall
performance of RF transceivers is highlighted. Varactors are identified as an important component of LC-based oscillators. A new
model for accumulation-mode MOS varactors is introduced. The model is experimentally verified through measurements on LC-
based VCOs designed in a standard 0.13 μm CMOS process.
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1. INTRODUCTION
In the recent years, the demand for wireless communica-
tions has increased considerably. Wireless communication
systems encompass a wide variety of standards. Such systems
include cellular phones (e.g., GSM, CDMA), wireless local
area networks (WLANs), wireless personal area networks
(WPANs), wireless metropolitan area networks (WMANs),
and so forth. The adoption of any of these technologies de-
pends on many variables such as cost and market demand.
Over time, the implementation cost of the technologies goes
down, which further accelerates their adoption. The high-
tech market research firm, In-Stat, forecasts that the world-
wide wireless market will grow to more than 2.3 billion sub-
scribers by 2009.
Typical RF transceivers have a built-in frequency syn-
thesizer, namely local oscillator (LO), to generate a signal
with the desired frequency used for up and down conver-
sions. Wireless standards strictly specify the minimum level
of the received signal, the maximum level of unwanted sig-
nal, the channel bandwidth, and the spacing between two ad-
jacent channels. Using these specifications and targeting the
required signal-to-noise ratio (SNR) after downconversion,
the maximum amount of acceptable phase noise on the LO
can be calculated. This procedure is conceptually depicted in
Figure 1 for the GSM-1800 standard. Using the information
provided in the figure and knowing the desired SNR (e.g.,
9 dB after downconversion), the maximum acceptable phase
noise at 600 kHz oﬀset from the carrier (which is at the cen-
ter of the adjacent channel) is calculated to be  121 dBc/Hz
[1].
Figure 2 illustrates the problems that may arise if the
LO spectrum extends to the adjacent channel with relatively
high-power spectral density: after downconversion, there
will be an overlap between the spectra of the desired signal
and the unwanted adjacent channel. Unless a special tech-
nique is used, the recovery of the data becomes almost im-
possible.
LOs are usually in the form of voltage-controlled oscil-
lators (VCOs) and are placed inside a feedback loop as part
of a phase-locked loop (PLL) system. As a result, they con-
stantly align their zero-crossings with the reference clock.
The amount of generated phase noise, within the bandwidth
of the PLL, can be reduced by the loop characteristics. Table 1
compares the maximum allowable phase noise of some of the
wireless standards at their nominal frequencies.
Figure 3 shows the block diagram of a PLL-based fre-
quency synthesizer typically used in integrated wireless
transceivers. This synthesizer comprises of phase (and usu-
ally frequency) detector (PD or PFD), charge pump, lowpass
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Figure 2: Channel interference in the case of larger-than-expected phase noise.
filter, voltage-controlled oscillator (VCO), reference, and
feedback divider blocks (/M and /N). The output frequency
of the block is N/M times the reference frequency. Therefore,
by adjusting the N/M ratio, diﬀerent multiples (integer or
fractions) of the reference frequency can be generated.
The phase transfer function from the reference to the
output of this system exhibits a lowpass characteristic. As
a result, high-frequency phase noise1 of the reference clock
is attenuated by the loop, while its low-frequency (close-in)
noise passes through the system to the output. On the other
hand, phase jitter of the VCO will see a high-pass function
to the output, which means that low-frequency jitter of the
VCO is suppressed within the bandwidth of the phase-locked
system.
The total output phase noise is a function of the phase
noise of each of the PLL blocks, the input phase noise gener-
ated by the reference clock, and noise shaping characteristics
of the loop. While there are diﬀerent techniques for optimiz-
ing the performance of the synthesizers to reduce the total
phase noise, VCO plays a key role in total phase noise of the
system. This is because high-frequency perturbation on the
VCO control line tends to appear at the output in the form of
phase variations. In addition, any high-frequency (a.k.a. out-
of-band) phase noise generated by the VCO due to supply,
substrate, or device noise cannot be suppressed by the loop
and directly travels to the output. In this paper, our main fo-
cus will be on VCO as a key block of RF transceivers.
1 The time-domain counterpart of phase noise is jitter, which is a more
common term in wireline applications.
Frequency synthesizer circuits have been predominantly
implemented in technologies such as III-V, silicon bipolar, or
SiGe BiCMOS due to their high-speed and low-noise char-
acteristics. However, circuits implemented in these technolo-
gies are still expensive, and are not very area eﬃcient. More-
over, they are not suitable for system-on-chip integration.
Recent advances in CMOS technologies havemade CMOS an
attractive alternative for implementing high-speed systems,
including their oscillators. Advantages of CMOS implemen-
tation include lower cost, higher manufacturing yield, lower
power, and higher levels of integration, with the possibility
of integrating analog and digital circuits on the same chip.
Therefore, there is a growing trend in industry to extend the
use of CMOS circuits to high-speed integrated digital and
mixed-signal systems, system-on-a-chip (SoC), and system-
in-a-package (SiP) designs. However, designing high-speed
mixed-signal circuits (e.g., multi-gigahertz systems) in ad-
vanced CMOS technologies is very challenging. Issues such
as speed, substrate noise coupling, reduced voltage head-
room, and increased leakage current pose many diﬃculties
in the design of high-speed CMOS circuits.
In the following sections, first, various aspects of some
of the well-known VCO architectures, including their phase
noise performance, are compared. LC VCO is identified as
having the best performance in terms of phase noise. In
Section 3, the building components of various LC VCOs are
investigated and their eﬀects on overall phase noise are stud-
ied. To facilitate this investigation, three forms of LC VCOs
are used that are implemented in a standard 0.13 μm CMOS
process. In addition, some varactor test structures are used
to characterize the tuning curve of the LC VCOs and their
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Table 1: Comparison between phase noises of diﬀerent wireless standards.
Wireless standard Frequency Phase noise
GSM
850 850MHz  121 dBc/Hz at 600KHz
900 900MHz  121 dBc/Hz at 600KHz
1800 1800MHz  121 dBc/Hz at 600KHz [1]
1900 1900MHz  121 dBc/Hz at 600KHz
WLAN
802.11a 5GHz
Many WLAN transceivers specify “integral”
noise in degrees rms over a frequency range,
for example, integral of phase noise from 10K
802.11b 2.4GHz
to 10M < 1.2Æ rms for the whole TX path, or
0.8Æ rms for the synthesizer. This may also be
802.11g 2.4GHz
translated to an average phase noise spec,





 95 dBc/Hz at 5MHz
2.4GHz












Figure 3: A block diagram of a frequency synthesizer.
relationship with the C-V curve of varactors. A new practical
model for accumulation-mode MOS varactors is then intro-
duced. Experimental results follow in Section 4 and conclud-
ing remarks in Section 5.
2. COMPARISON OF POPULAR VCO ARCHITECTURES
VCOs are one of the main building blocks of RF transceivers.
They are utilized inside PLL-based circuits (e.g., frequency
synthesizers as part of LO) to generate a clean and low-jitter
clock signal for the operation of other blocks of the frequency
synthesizer or transceiver. Typical oscillator circuits require
some form of positive feedback around a gain stage in or-
der to sustain their oscillation. This concept is illustrated in
Figure 4. The closed-loop system (oscillator) has to fulfill the







∠H( jω) = 360Æ.
(1)
Three common categories of oscillator circuits are relax-





Figure 4: A gain stage with a positive feedback loop.
cillators. In a relaxation oscillator (a.k.a., multivibrator), the
oscillation relies on nonlinear switching that charges and dis-
charges a capacitor with a time constant. The oscillation fre-
quency is tuned by varying this time constant (e.g., through
a current source). Relaxation oscillators are usually limited
to moderate frequencies. Ring oscillators (Figure 6) are nor-
mally designed by cascading an odd number of inverters in a
loop. Alternatively, an even number of diﬀerential delay cells
can be used with an explicit polarity inversion in the feedback
connection. A variable delay element (e.g., variable resistor
or current source) is used for tuning. The frequency range











Figure 6: Ring oscillator.
can also be adjusted by digitally adding or removing inverters
from the chain (coarse tuning). On the downside, the ring
and relaxation oscillators suﬀer from a poor frequency sta-
bility, which manifests itself as higher phase noise.
LC-based oscillators are usually made with a diﬀeren-
tial pair amplifier, using LC tank as the load. By connect-
ing the outputs to the inputs, the amplifier starts to am-
plify the noise at its inputs around the resonance frequency
of the tank, provided that its open loop gain is greater than
one (first of the two Barkhausen conditions). Noise at other
frequencies gets filtered out by the LC tank. This filtering
characteristic of LC-based oscillators has made them the best
in terms of phase-noise performance. Furthermore, com-
pared to the other two oscillator architectures, LC oscillators
typically operate more reliably at higher frequencies, pro-
vided an LC tank of moderate- to high-quality factor. How-
ever, they suﬀer from their inherently narrower tuning range.
Moreover, the integration of LC-based oscillators is more
costly due to the large space allocated to on-chip inductors.
It should be noted that, as technology advances, achieving
higher frequencies becomes more feasible, which in turn re-
quires smaller (less spacious) inductors. Table 2 summarizes
the advantages and disadvantages of the three oscillator ar-
chitectures [3].
3. LC-BASED VCOs
Figure 7 illustrates three forms of typical LC VCO implemen-
tations in CMOS. Figure 7(a) represents the simplest imple-
























(c) LC VCO with an
nMOS current source
Figure 7: Diﬀerent versions of LC-based oscillator.
ferential pair as the gain stage (also referred to as “negative
resistance”), which cancels out the loss of the tank. A pair
of varactors has been used for frequency tuning. The use
of diﬀerential signaling is another advantage compared to
single-ended VCOs (e.g., ring oscillator in Figure 6). It results
in higher oscillation swing in a constantly shrinking supply
voltage environment, and less susceptibility to environmen-
tal noise due to rejection of the common-mode component
of the noise.
Figures 7(b) and 7(c) represent two other popular im-
plementations of LC VCOs, which result in lower overall
phase noise compared to simple LCVCO in Figure 7(a). They
have two diﬀerential pairs that generate negative transcon-
ductance to cancel the tank loss. According to [4], if the
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Table 2: Comparison of existing popular oscillator architectures [3].
LC oscillator Ring oscillator Multivibrator
Speed Technology dependent (0.01–10 s of GHz)
Phase noise Good Poor
Integration Poor (inductor and varactor) Excellent
Tunability Narrow/slow Wide/fast
Stability Good Poor (needs acquisition aid with a PLL)
oscillation waveform is symmetrical (i.e., equal rise and fall
times), the DC component of the phase noise gets elimi-
nated, which is the component that also carries flicker (1/ f )
noise. As a result, the two architectures shown in Figures 7(b)
and 7(c) potentially have lower phase noise compared to the
architecture in Figure 7(a), which has asymmetrical rise and
fall times. The use of nMOS or pMOS current sources cre-
ates a level of shielding between substrate (ground) or power
supply (VDD), respectively, which subsequently lowers the
phase noise due to substrate or supply noise. In technolo-
gies where larger supply voltages are available, using voltage
regulators is recommended for the VCO to further reduce
the oscillator phase noise resulting from substrate and sup-
ply noise.
Other than noise components contributed by the os-
cillator’s active elements (as well as supply and substrate),
there are other sources of noise resulting from the losses in
nonideal passive elements (inductors and varactors), which
further degrade the overall phase noise performance of the
LC oscillator. To reduce the noise floor due to the lossy in-
ductors, inductors with higher quality factors (Q) need to
be used, since they result in lower resistive loss and subse-
quently lower thermal noise and lower power dissipation.
To some extent, however, this is limited by the technology,
as the thickness of the metal layers and substrate losses are
technology dependent, leaving the designer with fewer de-
grees of design freedom (e.g., increasing the width of induc-
tor wires to lower the loss would degrade the self-resonance
frequency). Various solutions are limited by other criteria,
such as silicon-area usage. Although design of high-Q on-
chip inductors is a topic of active research, our focus in the
following sections remains on varactors as the tuning ele-
ment of LC VCOs. The design, characterization, and mod-
eling of the varactors significantly aﬀect the overall perfor-
mance of the LC VCO.
3.1. Varactors
Varactors are a principal component of LC VCOs used for
frequency fine tuning. Digitally controlled switched varac-
tors or switched capacitors could also be used for coarse tun-
ing in some designs. Traditionally, reversed-biased pn junc-
tion diodes acted as the varactor for LCVCOs (this is still true
in the case of bipolar VCOs). However, MOS-based varactors
are gaining popularity over the reverse-biased diodes due to
wider tuning range and higher Q factor, both of which im-
prove with every new process generation. Higher doping lev-
els in silicon, which in turn result in lower resistive losses
A B
Figure 8: An nMOS transistor configured as a varactor.
and lower phase noise, have driven this improvement. It has
become more evident in recent designs in advanced CMOS
technologies (e.g., 0.18 μm, 0.13 μm, 90 nm) as implementa-
tion of monolithic high-speed VCOs becomes feasible.
An nMOS varactor can have the same structure as an
nMOS transistor, with gate as the first terminal and drain,
source, and bulk connected together to form the second ter-
minal (Figure 8). MOS varactors operate in four main re-
gions, based on the biasing point (voltage across the var-
actor terminals): accumulation, depletion, weak inversion,
and strong inversion. Accumulation and strong inversion
are two regions where most varactors are designed to op-
erate in. Furthermore, a study on accumulation-mode and
inversion-mode varactors reveals that LC oscillators based
on accumulation-mode varactors demonstrate lower power
consumption and lower phase noise at large oﬀset frequen-
cies from the carrier, compared to those based on strong in-
version varactors [5].
In most applications, designers would like to ensure that
the capacitance of the varactor is a monotonic function of the
biasing voltage. For instance, in an LC VCO, it would be de-
sirable, as mentioned earlier, to have the varactor operating
predominantly in accumulationmode. However, using a reg-
ular nMOS, as in Figure 8, does not warrant this, as the oper-
ation region is voltage dependant. It is also worth noting that
the C-V curve of a regular nMOS is frequency dependant.
Figure 9 illustrates the cross-section of a varactor structure.
It may seem similar to an nMOS transistor, however, the n+
regions have been buried in n-well, instead of p-well. This
configuration guarantees that the device does not enter the
inversion-mode at all; hence the name accumulation-mode
MOS (AMOS) varactor.
The C-V characteristics of an MOS varactor can be pre-
dicted using 2D/3D numerical simulators. Unfortunately,
these simulation tasks require precise knowledge of the un-
derlying doping profiles, which usually are not readily avail-
able. An alternative is to perform capacitance measurements.






Figure 9: Cross-section of an accumulation-mode MOS (AMOS)
varactor.
However, measuring subpico Farad capacitances is diﬃcult
and requires a fairly expensive S-parameter RF measurement
setup. It is, therefore, very useful to predict the tuning char-
acteristics of LC oscillators using standard foundry-supplied
models for MOSFETs.
Recently, a lot of eﬀort has been expended on modeling
the C-V characteristics of MOS varactors, partly due to the
increasing popularity of CMOS LC VCOs in which such var-
actors are used. One type of model is based on physically
meaningful parameters [6] that describe the characteristics
of the device with diﬀerent equations for diﬀerent regions
of operation. Another model based on the physical param-
eters of the device is reported in [7]. However, simulating
and using these types of models are not simple in SPICE
or similar simulators, as they require defining mathematical
functions inside the tool. Other models have been developed
based on subcircuits utilizing BSIM SPICEmodels [8]. These
models are suitable for simulator implementation within the
circuit-design environment and could be easily adopted for
future technologies. In the following sections, we introduce a
SPICE-like model that takes advantage of already developed
foundry models of transistors to create a practical model for
accumulation-mode varactors. First we take a closer look at
the tuning characteristics of LC VCOs, which further empha-
sizes the need for a good varactor model.
3.2. VCO design and tuning characteristics
For the following analysis, we used a standard LC VCO cir-
cuit with current source isolating the core of the oscillator
from the ground, as shown in Figure 7(b). The structure is
designed for 5–6GHz operation. Inductance L is 1.5 nH, and
the total equivalent capacitance is in the range of 0.35 pF to
0.65 pF. It may seem that the modeling of the tuning charac-
teristics is a straightforward task, as the oscillation frequency






where L is the inductance and C(V) is the equivalent ca-
pacitance for a given biasing point. However, a simple
test indicates that the modeling process is more involved
than it might initially appear. From the measured tuning





























Figure 10: Measured versus modeled VCO tuning characteristics
(extracted piecewise linear model).
characteristics (the experimental devices are described later






Having determined C(V) values (3), an extracted piecewise
linear model of the voltage-dependent capacitance is recon-
structed and fed back to SPICE for simulation. The results of
this comparison, shown in Figure 10, indicate discrepancies
up to 7%.
These discrepancies can be attributed to the eﬀective var-
actor capacitance. The varactor capacitance gets modulated
in time depending on the signal swing of the oscillator out-
put, which in turn changes the eﬀective capacitance of the
tank [9–11]. We have used a method similar to that reported
in [9] to calculate the eﬀective capacitance. In our calcula-
tions, we neglect the current components at harmonics of
fosc as they play only a small role in determining the fre-
quency of oscillation. Equation (4) is the revised version of








In this equation, Cpar is the equivalent parasitic capacitance
associated with input of the next buﬀer, interconnects, and
device capacitances of M1–M4, the latter being somewhat
voltage dependent. Cav is the average capacitance of C1 and
C2 in series (Figure 7(b)), calculated according to themethod
described in [9]. The average capacitance is the ratio of the
rms value of the varactor’s current, i(t), to the rms value of
dV/dt, where V(t) is the voltage across the varactor.
As shown in Figure 11, if the voltage swing is small (com-
pared to nonlinearities of the C-V characteristics), then the
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Figure 11: C-V characteristics for three diﬀerent values of the os-
cillator voltage swing (V peak).
equivalent large-signal C-V characteristic closely resembles
its small-signal counterpart. Here, C1av refers to average ca-
pacitance of C1 calculated for diﬀerent output swings. How-
ever, for large values of the voltage swing the equivalent
characteristics get smoothed or averaged over larger voltage
range. As a result, the tuning characteristic becomes depen-
dent on the voltage swing, which in turn is aﬀected by the
magnetic and resistive losses in the tank.
Calculation of the equivalent large-signal C-V character-
istics depends on the shape of the oscillator’s output (rect-
angular, sinusoidal, etc.). However, at high frequencies the
current waveform can be approximated by a sinusoid due to
the finite switching time and limited gain [12]. Equation (5)
shows the relationship between the swing and tank losses in
this LC VCO:
VTank  Itail  Rloss, (5)
whereRloss is the equivalent parallel resistance of the tank and
Itail is the drain current of the current source transistor (M0
in Figure 7(b)). The eﬀective C-V characteristics (Figure 11)
and their associated VCO tuning curves are obtained using
(4) and (5) and the method proposed in [9].
3.3. Characterization
Several accumulation-mode varactor test structures are
placed on a test chip. Other than varactors, a short structure
and an open structure are also placed on the chip to facilitate
the de-embedding procedure. For this experiment, two dif-
ferent varactors are characterized. Both varactors are made
up of multiples of a unit varactor cell: one has 100 multi-
ples (m100 array) and the other has 60 multiples (m60 ar-
ray). The unit varactor cell has a width of 7.9 μm and a gate
length of 0.13 μm. To reduce the eﬀect of distributed gate re-
sistance, contacts are used on both sides of the polysilicon
gates. Figure 12 illustrates the three test structures: (a) the
short structure, (b) the open structure, and (c) the device
under test (DUT), that is, varactor array.
Figure 13 shows the micrograph of some of the test struc-
tures on the die. These test structures from left to right are:
short, open (including dummy varactors), and the varactor
array (DUT).
3.3.1. De-embedding technique
Agilent 8510C vector network analyzer (VNA) is used for
two-port RF characterization. S-parameters of the varactors,
open, and short structures are measured from 100MHz up
to 6GHz. The varactor voltage is varied from 1.5V to 1.5V,
with 100mV resolution.
Diﬀerent de-embedding techniques are currently used.
In [13], a three-step de-embedding technique is used that
employs two short structures, an open structure and a thru-
structure instead of only short and open structures. A num-
ber of de-embedding techniques have been discussed in
[14]. We used two-step open/short de-embedding (OSD).
Figure 14 shows the equivalent circuit representation of the
parasitic series impedance and shunt admittance of intercon-
nects and contact pads, respectively. Z1 and Z2 are the inter-
connection series impedances from pads to the varactor. Y1
and Y2 are the equivalent shunt admittances between the sig-
nal and ground (pad capacitance, substrate capacitance, and
resistance). We used signal-ground (SG or GS) probes. How-
ever, GSG probes are preferred, as they result in balanced
electrical characteristics.
Figure 15 illustrates a diﬀerent lumped model for OSD,
as presented in [14]. Here Z1 and Z

2 are the impedances be-
tween the probe tips and the pads on the CMOS chip as the
probe calibration is performed on an impedance-standard-
substrate (ISS). The ISS uses gold metallization instead of
typical aluminum traces, and has a lower resistance.
Both approaches to de-embedding shown in Figures 14
and 15 were carefully considered. However, we concluded
that in our setup, interconnection impedances are dominant.
Based on the parasitic lumped model of Figure 14, Y1 and Y2













Yii,open and Yii,short (i = 1, 2) are the input or output admit-
tances of the open and short structures, respectively.
3.3.2. Parameter extraction procedure
Figure 16 shows the circuit model of the accumulation-mode
varactor [6]. In this figure, CS represents the main variable











Figure 12: Top-view of the test structures: (a) short, (b) open, and (c) DUT (varactor array).
Figure 13: Micrograph of the test structures in 0.13 μm CMOS,
from left to right: short, open, and the varactor array (DUT).
capacitance associated with the series capacitance of the gate
oxide and the depletion region under the gate. Cf models the
fringing capacitance related to the sidewalls of the gate. Lg is
the inductance of the poly gate. Rs is the poly gate and chan-
nel resistance (the latter is voltage dependent), and Rnwell is
the resistance of the n-well. Cdep is the depletion capacitance
associated with the reversed biased p-sub/n-well diode. Rsub
and Csub are the substrate parasitics. Rsd is the resistance of
the n+ regions (bulk electrode).
In order to verify the model shown in Figure 16, we need
to characterize the de-embedded on-chip varactors (m60
and m100 arrays). Figure 17 shows the simplified form of
Figure 16. In this figure, we have neglected Rsd (Zc), as the
impedance of the highly doped n+ regions is very small (less
than 1Ω in these test structures).
Using the simplified circuit shown in Figure 17, we ex-
tract Za and Zb from the following two equations:
Za = 1
Y11
= Z11   Z12,
Zb = Z12 = Z21 = Z22,
(8)
where Z11, Z12, Z21, and Z22 are the equivalent Z-parameters
of the two-port varactor (Figure 17) and Y11 is the input ad-
mittance (gate-side) of the equivalent Y-parameters.
Za can be written as (neglecting Cf ):
Za = RS + 1
jωCS
+ jωLg . (9)
Using (9) and employing numerical methods, we extracted
the elements of Za for both varactors (m60 andm100 arrays).
Rs is equal to real part of Za (i.e., Re(Za)), and Cs is calculated
from
CS = 1




where Lg is also calculated at higher frequencies (e.g., 6 GHz)
using






CS-Low is the capacitance at lower frequencies (e.g.,
100MHz), where ω2Lg is insignificant and can be removed
from (10).
The quality factor (Q) of the varactor, which is the ratio
of the stored energy to the dissipated energy (resistive loss)


















The substrate eﬀect (Zb) is calculated using similar methods
described for Za.
3.4. Varactor modeling
As indicated earlier, modeling of tuning characteristics us-
ing (2) is fairly complicated. Not only do the varactor C-V
characteristics have to be measured, but also the losses of the
tank have to be determined to properly find the oscillation
swing and hence the eﬀective tank capacitance. An alternative
approach would be to use the equivalent circuit representa-
tion of the varactor created from foundry-supplied transistor
models and SPICE simulation to predict the tuning range.
If a varactor is operating in the strong inversion mode, an
nMOS transistor with tied source and drain can be used as a
primitive model, since the varactor structure is the same as
that of an MOS transistor. However, varactors that are work-
ing in the accumulation mode are usually laid out as shown
in Figure 9. This structure inhibits the formation of the in-
version layer. Wider tuning range and lower parasitic resis-
tance are other advantages of this implementation [5]. On
the other hand, the use of a plain transistor for modeling this
varactor is not viable because the device does not resemble a
transistor.








































Figure 16: Equivalent lumped model of the integrated varactor.
Figure 16 illustrates the model of this varactor con-
structed with passive circuit elements, and based on physical
parameters [6]. As mentioned above, this model requires the
implementation of nonstraightforward equations (e.g., hy-
perbolic tangent) in the circuit-design environment and may
involve other approximations as well. Moreover, the model





Figure 17: Simplified circuit of the two-port varactor in Figure 16.
We have considered a number of diﬀerent equivalent
models reported in the literature and developed a newmodel
that closely approximates the measured characteristics of the
VCO [15]. This improved model is shown in Figure 18, and
is a modified version of that proposed in [8]. The overlap
capacitance Cov, a voltage source Voﬀset, and a voltage source
(dashed lines) between the bulk and drain/source have been
added in the new model.
To model the varactor capacitance, the equivalent circuit
contains a voltage source Voﬀset, a capacitor Cov, and a pMOS
with its source and drain connected to the ground with a
high impedance (e.g., 1 GΩ resistors) to resemble floating
(nonexisting) source and drain. The open circuit for the














  + Cjunction is scaled
down (e.g., by 10 6)
or a negative power
supply is used
Figure 18: SPICE model developed for the varactor.
source/drain terminal is required to eliminate the inversion
layer capacitance present in the channel of the pMOS but
absent in the varactor structure (see Figure 9). As a result,
the gate to n-well (bulk) capacitance of pMOS represents
the varactor capacitance properly with an additional chan-
nel length correction for LDD (lightly doped source/drain)
regions. Unfortunately in this configuration, the gate-source
and gate-drain overlap components of the varactor get ne-
glected; as a result, they have to be added back by using
the fixed capacitor, Cov  Voﬀset represents a diﬀerence of the
metal-semiconductor work function φMS, as the pMOS has
p+ poly gate doping while the varactor has n+ poly dop-
ing due to their diﬀerent source/drain diﬀusion. As doping
levels in the polysilicon layer are typically close to degenera-
tion, the Voﬀset is close to silicon bandgap (Eg(T)/q), which
is about 1.1V at room temperature. Finally, the junction ca-
pacitance of the pMOS transistor has to be scaled down. This
can be done either by changing the scaling factor inside the
SPICE model or adding a negative power supply between
source/drain and the bulk (e.g.,  5V) to enlarge the deple-
tion area and reduce the junction capacitance.
4. EXPERIMENTAL RESULTS
Three diﬀerent VCO structures have been fabricated in a
standard 0.13 μm CMOS process with a 1.2V power sup-
ply. No special mixed-signal process options have been used.
The micrograph of the chip is shown in Figure 19. Varactors
are implemented as n+ accumulation-mode MOS capacitors
with no additional mask required. Thus, the obtained de-
signs are portable to various CMOS processes of diﬀerent
foundries.
The three implementations have similar architectures as
those depicted in Figures 7(b) and 7(c), but with diﬀer-
ent varactor values. The tail current in all three versions
is 1.5mA; hence the DC power consumption is 1.8mW,
excluding output driver and biasing circuits. The one that
Figure 19: Micrograph of a VCO test structure in 0.13 μm CMOS.





















Figure 20: Measured phase noise of the VCO with pMOS tail cur-
rent (Figure 7(b)) at three diﬀerent supply voltages (1.2V, and 1.2V
 5%).
incorporates an nMOS tail current source (Figure 7(c)) ex-
hibits higher sensitivity to the power supply noise, while the
one with a pMOS tail current source (Figure 7(b)) has the
best power-supply-rejection ratio (PSRR), due to the extra
isolation from the power supply by the current source.
In addition to the three VCO circuits, a biasing circuit
and an output driver stage were added to drive external
50Ω load. Individual varactor and inductor test structures
were also included for S-parameter measurements. Open
and short de-embedding structures were added for proper
extraction of the equivalent circuit, as explained earlier in
Section 3.3.1.
The phase noise of all three VCOs was measured using
a spectrum analyzer with a phase noise module. Figure 20
compares the phase noise of the VCO with the pMOS
tail current shown in Figure 7(b), for three diﬀerent sup-
ply voltages (1.2V, and 1.2V  5%) at the nominal
temperature with the control voltage set to the mid-point
Pedram Sameni et al. 11




























Figure 21: Measured versus modeled tuning characteristics (new
SPICE model).
(600mV). The phase noise at 1MHz oﬀset from the carrier
is  95.8/ 95.5/ 95.5 dBc/Hz, respectively.
The tuning characteristics were simulated using the var-
actor model described in Section 3.4. Excellent agreement
between the model and the measurement was obtained, as
shown in Figure 21. The results in Figure 21 are for a VCO
test structure with an increased number of varactor fingers
(varactor with 100 fingers) and hence lower center frequency
compared to the results shown in Figure 10.
5. CONCLUSION
VCOs are among the critical building blocks of wireless RF
transceivers since their performance and phase noise po-
tentially aﬀects the overall transceiver performance. Among
various VCO architectures, LC VCOs have superior phase
noise performance and therefore are extensively used in RF
transceivers. Varactors are the main tuning component of LC
VCOs and play an important role in the phase noise per-
formance and tuning capability of these types of VCOs. A
newmodel for CMOS accumulation—mode varactors is pre-
sented. The model is used to predict the tuning curve of the
LC VCOs. The shape of the tuning curve and the eﬀective
varactor capacitance were shown to depend on the losses of
the tank and the magnitude of the tail current. The model is
SPICE-based and has been verified experimentally in a stan-
dard 0.13 μm CMOS process with diﬀerent VCO structures.
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